August, 2004

Product Specification

All functional blocks are described in Figure 1.



Figure 1: SDRAM Controller Block Diagram

Main FSM

The Main Control state machine arbitrates between processor read/write demands and refresh cycles, as well as generating the appropriate cycling of the RAS_N and CAS_N signals. Based on the request signals RAM_CS_N, the state machine sends control signals to the SDRAM Address Mulitiplexer, the SDRAM Control Interface and the SDRAM Data Path to access SDRAM. ACK_DATA is asserted for each read data that is returned from the SDRAM, or for each data that is written to the SDRAM.

Startup & Mode register set FSM

SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. A FSM is implemented to control the start-up sequence. The mode register is set in this FSM and with the input signal BURST the SDRAM controller can switch between single- and burst mode accesses without performing a new initialization.

SDRAM Data Path

The SDRAM Data Path unit handles the direction of data flow and provides the appropriate drive and timing to and from the SDRAM data pins.

Refresh logic

The storage cells of the SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells.

The internal SDRAM counter is incremented automatically on every auto refresh cycle (= 1 row). Therefore the refresh can be split up in parts, which means that the auto refresh cycle is activated several times within 64ms. Two timers control the refresh. Timer one keeps track of the active time for one part of the refresh sequence. Timer two controls the logic for the refresh interval. For the default configuration 1/4 of the memory is refreshed every 16ms. This split-up logic can of course be customized for a specific application.

SDRAM Control Interface

The SDRAM control signals CS_N, RAS_N, CAS_N, DQM, WE_N and CKE are synchronously generated from the state machine outputs.

SDRAM Adress Multiplexer

The SDRAM Address Multiplexer splits the full address bus to a row- and a column address, controlled by the Main State Machine. The Main State Machine also drives the correct 2-bit bank address to the SDRAM.

Core Modifications

The SDRAM controller is designed and verified in a XC2V1000 device. Cores for other packages are also supported.

Contact RealFast to customize the core for your application.

Verification Methods

Functional simulation has been done using Model Technology Modelsim[™] SE 5.7e. Static timing analysis has been done for all paths using the timing analyzer in XilinxISE 6.2i.

Recommended Design Experience

Users should be familiar with SDRAM, VHDL and Xilinx design flows.

Synchronous DRAM Controller

Core I/O Signals

The core signal I/O:s have not been fixed to specific device pins to provide flexibility for interfacing with user logic. Descriptions of all I/O signals are provided in Table 2:

Signal	Dir	Description
System Interface Signals		
ADDR[23:0]	I	Address input
CLK	I	System clock
DATA[15:0]	I/O	Data bus
RAM_CS_N	I	Chip Select
RESET_N	I	System reset
RW_N	I	Direction of data transfer
BURST	I	Burst mode selection
ACK_DATA	0	Valid data is on the bus
REFR_ACT	0	Auto refresh active
SDRAM Interface Signals		
BA[1:0]	0	SDRAM bank address
RAS_N	0	SDRAM row address strobe
CAS_N	0	SDRAM column address strobe
CKE	0	SDRAM clock enable
CS_N	0	SDRAM chip select
WE_N	0	SDRAM write enable
MADDR[12:0]	0	SDRAM address multiplexed
DQ[15:0]	I/O	SDRAM data
DQM	0	SDRAM Data mask bit

Table 2: SDRAM Controller I/O Signals

Design Services

RealFast also offers core integration, core customization and other design services.

Ordering Information

This product is available from RealFast, under terms of the SignOnce IP License. See <u>www.realfast.se</u> for pricing or contact RealFast for additional information about this product.

RealFast Intellectual Property AB Skivfilargrand 2

Sweden

 Phone:
 +46 (0)21 - 470 20 25

 Fax:
 +46 (0)21 - 470 21 25

 Email:
 susanna.nordstrom@realfast.se

 URL:
 www.realfast.se

RealFast Intellectual Property AB cores are purchased under a Licence Agreement, copies of which are available on request. RealFast Intellectual Property AB retains the right to make changes to these specifications at any time, without notice. All trademarks, registered trademarks, or servicemarks are the property of their respective owners.

Related Information

Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 Phone:+1 408-559-7778 URL: www.xilinx.com